Abstract: This paper describes the Passive Active RFID Tag (PART). The first innovation is an automated method to generate RFID tag controllers based on high-level descriptions of a customised set of RFID primitives. We are capable of targeting microprocessor-based or custom hardware-based controllers. The second innovation is a passive burst switch front-end to the active tag. This switch reduces power consumption by allowing the active transceiver and controller to sleep when no reader is querying the tag. When RF energy is supplied by the reader, the burst switch 'wakes-up' the tag to process the primitive. A prototype burst switch is demonstrated using a Real-Time Spectrum Analyser (RTSA) from our RFID Center for Excellence. We demonstrate the customised RFID tag controller with 40 primitives using a Xilinx Coolrunner-II requiring 1.29 mW and 50 µW of power when active and asleep, respectively. We also present a PIC-microcontroller and hardwarebased Nano Tag at 2.7µW.
Introduction
RFID tags generally come in two types, passive and active. Active tags require an internal power source (usually a battery) to power the transceiver for receiving queries and transmitting responses. The power supply also powers the tag's controller, which may be an Application-Specific Integrated Circuit (ASIC) or an embedded microprocessor. Passive tags do not contain an internal power source. As a result, these tags not only receive information from a query, but also receive energy. This energy is used to power the tag to determine and send a response to the query. While passive tags are generally cheaper than active tags, they have two major disadvantages:
1 the range of passive tags is significantly lower than active tags and 2 the complexity of response is significantly reduced over active tags due to the limited energy budget.
However, active tags in addition to being more costly than passive tags also require maintenance, often to change the battery. This paper addresses two current problems in the field of RFID. The first problem is that many applications require a 'custom' tag, either active or passive. Standards have been developed but in some cases additional capabilities are required for a specific application. At present, the cost of designing and implementing such a custom tag is prohibitive. The second is that there are many applications that require the capability of an active RFID tag but the application is such that battery replacement is at least inconvenient, if not impossible. This paper presents a combined solution to both of these problems.
Background and related work
Research and development in RFID has been focused on hardware and firmware components such as active and passive RFID tags, readers and embedded software, for the purpose of its deployment in specific application domains. RFID is being incorporated in supply chain management, giving enterprises a real-time view on the location and integrity of their inventories (Sarma et al., 2002) . RFID technology is used in a location sensing prototype system (LANDMARC) for locating objects inside buildings (Ni et al., 2004) . Novel architectures for deployments of RFID in libraries are described in Molnar and Wagner (2004) . RFID tags have been adopted in the Vatican Library in Rome to identify and manage its extensive book and document collection (TI, 2004) . RFID tags and intelligent transponders are widespread for vehicle to roadside communications, road tolling and vehicle access control (Blythe, 1999) . The medical industry has also deployed RFID technology in 'Mobile Healthcare Systems' for positioning and identifying persons and objects inside and outside the hospitals (Li et al., 2004) . Different types of RFID prototype systems are being developed to support all aspects of aviation baggage tracking, sorting and reconciliation, which are surveyed in Cerino and Walsh (2000) . Recent research has focused on the collection and storage of RFID data using Geo-Time visualisation (Shuping and Wright, 2005) .
Distributed Application-Specification Language (DASL) has been used to model and deploy software applications to process the RFID event data (Kaundinya and Syed, 2004) .
In the embedded systems domain, the need for meeting aggressive time-to-market requirements has led to significant research to automate as many design steps as possible. Various design tools and specification methodologies such as Specification and Description Language (SDL), Architecture Description Language (ADL) and Unified Modelling Language (UML) are being used in embedded systems design. SDL (ITU-T, 1994 ) is increasingly being used as a formal, abstract description technique at the system level (Muth et al., 2000) . Optimisations for the performance of SDL derived system implementations and a tool that supports the complete development process are described in Pereira et al. (2000) . ADL is a language designed to specify architecture templates for SOCs. An ADL-based System on Chip codesign methodology that enables efficient design space exploration of SOC architectures and automatic software toolkit generation has been developed (Halambi et al., 1999) . UML is an analogous approach that is a collection of notations for capturing a specification of a software system (Rumbaugh et al., 1998) . UML standards are used for specifying the requirements, documenting the structure, decomposing into objects and defining relationships between objects in a software system. Some tools support code generation from the UML specifications, but are limited by the lack of formalised semantics. Embedded UML is a UML profile for embedded real-time system specification, design and verification (Martin et al., 2001 ). All of the above approaches have enabled the efficient development of embedded systems and mapping from specifications to the implementation models in significantly short times.
Development of a complete RFID system from the specifications in general requires a large amount of design time and expertise, similar to the development of an embedded system. Like embedded systems, RFID systems will benefit from design approaches that can automatically generate target device software or a custom hardware solution. Our tool can automatically generate the RFID tag controller software or custom hardware based on simple input specifications. This can significantly reduce the design time and the cost of deploying flexible RFID systems.
Many of these applications and others would benefit considerably from a tag with long battery life, ideally a life equal to that of the tag. Our architectural solution provides several power saving techniques to extend the battery life of an active tag to meet or exceed the life of the item to which it is attached.
RFID design automation tools
The typical format for RFID communications between the interrogator and transponder is a set of commands (primitives) from the interrogator and a corresponding response (primitive) or action on the transponder. The set of commands varies between the standards and may be augmented based on the needs of custom applications. Our RFID specification methodology and compilation flow automatically generates an RFID tag controller, either as software for an embedded processor or as custom hardware based on a description of the commands to be implemented. An example of the communication between the interrogator and the tag can be seen in Figure 1 , which illustrates the query and handshaking exchange for EPC Global Gen 2.
Figure 1 EPC Global Gen2 interrogator/tag communications exchange
The RFID specification methodology and compilation flow are illustrated in Figure 2 . The RFID primitives from the specification of the standards and the proprietary extensions are first converted into a simple assembly-like description called RFID macros. The first stage of our compiler, the RFID Parser (rfpp), reads these macros and generates a template for each primitive. The user then defines the tag behaviour in response to each primitive in ANSI C within the template. The RFID Compiler (rfcc) generates the tag controller code based on the input RFID macros and the tag behaviour specified by the user. The RFID Compiler is capable of generating a controller program for a microprocessor-based RFID tag written in C. It is also capable of generating a synthesisable description for a hardware-based controller using VHDL. The C code is compiled using an embedded compiler to generate executable code for the microprocessor of the tag. A commercial synthesis flow is used to implement the hardware controller code. 
Macros specification
As an illustration of the RFID macro representation, a primitive 'Owner id write' has been selected from the ISO/IEC 18000-7:2004(E) standard. The format of the fields in the primitive and its response are illustrated in Figure 3 . Each primitive has a unique field called the command code or opcode, which serves as the identifier combined with several other fields of varying lengths. Positions for data present as can be inferred from Figure 3 . Similarly, the tag response to each primitive has a number of fields of varying lengths.
Each RFID macro description has a short character string that corresponds to the name of the primitive, a number corresponding to the value of the opcode, a set of operands corresponding to the primitive's format and a set of operands corresponding to the response format. Figure 4 shows the macros file corresponding to the Owner Id Write primitive. In order to capture the details of the lengths of each field in the primitive, the macros file has been conceptually broken into a declarations section and a main section. The declarations section allows the user to predeclare the lengths of all the fields that will occur in the primitives and the responses. In the main section, the primitives and the corresponding responses are defined in terms of the fields thereof.
Figure 4 Macros specification

Template for behaviour
The RFID interrogator (Reader) transmits a primitive to the tag through an air interface. The tag responds to the interrogator's primitive by way of changing its current state and/or transmitting a response message back to the interrogator. The nature of the tag behaviour is specified to the RFID compiler, to be incorporated in the end tag software. The user specifies tag behaviour in the C programming language.
To simplify the user interaction, the RFID parser generates a template for the response behaviour indicating where the user must specify custom behaviour. Any C language constructs (conditionals, loops, etc.) can be added (or left unchanged) by the user to check the values of the fields of the incoming primitive and to specify the values of the fields of the response. The template generated for the collection command (icol in the macros specification in Figure 4 is shown in Figure 5 (a). A file containing similar templates for all the macros that were included in the macros specification file will be generated for the user. . However, the user's option to manipulate each individual field in the response has been preserved. Thus, the customisation of responses and state changes can increase in complexity with user familiarity. The completed behaviour for the same command is shown in Figure 5 (b), illustrating how simple C constructs can be used to plug in the response behaviour of the tag.
Compiler-generated RFID tag program
The final phase of the compiler is the code generation based on the input macros specification and the tag behaviour. For the software-based tag, the compiler generates decode instructions that identify the incoming primitive. For each case of an incoming command, the compiler also creates routines that unpack the command into the fields that it is expected to contain. The corresponding behaviour is then attached to each case of an incoming command. The routines for packing the response are then generated. The result is that the final generated RFID C program, from the above steps, receives the incoming primitive, identifies it based on the value of its opcode, unpacks its fields, executes its behaviour, packs its response and sends it to the interrogator.
To synthesise a hardware controller a VHDL backend was developed. The automated C program generation and the SuperCISC compilation flow described by Jones et al. (2005) and Hoare et al. (2005) were combined. While the behaviour is specified in C by the user, much of the remaining C code is automatically generated from the RFID macros. For the hardware RFID compiler, this automatically generated code segment was output in VHDL rather than C. In many ways, generating the VHDL code from the macros is actually easier as VHDL handles arbitrary bit widths more naturally than C/C++.
Because C is a significantly more universally known language than VHDL or Verilog, it is desirable to continue having the end-user specify the primitive behaviours for the RFID Tag in C code. This requires that the C code be converted in synthesisable hardware code. Preferably, this code would also be as simple as possible and optimised for power. The hardware RFID compiler can read primitive behavioural descriptions in non-modified ANSI-C and generate entirely synthesisable VHDL for combinational implementation. These combinational blocks are combined with the automatically generated packet packing, unpacking and decoding VHDL. The resulting VHDL is synthesised, mapped, placed and routed for the target Field Programmable Gate Array (FPGA) device using commercially available tools. The prototype system was targeted for a Xilinx Coolrunner II, however, any low-power reprogrammable device or IP block could be used.
Figures 6 and 7 show the conversion of the input C code into combinational hardware. Firstly, the C code is represented in a Control and Data Flow Graph (CDFG) representation as shown in Figure 6 for the 'Owner id write' ionw) primitive. CDFGs are commonly used within compilers for transformations and optimisations. Many behavioural synthesis tools also use CDFGs as their internal representation (Gupta et al., 2003; Tang et al., 2003) . The CDFG shown in Figure 6 has the Control Flow Graph (CFG) on the far left. The edges between each block represent control dependencies. Generally, control dependencies indicate that a decision must be made. Often, cycle boundaries are created due to control dependencies during synthesis of CDFGs. Each block in the CFG is a basic block containing a Data Flow Graph (DFG). All of the basic blocks in the CFG are shown to the right of the CFG. Edges in the DFG represent data flow dependencies creating combinational flow (e.g. no cycle boundaries) during behavioural synthesis. The SDFG for the ionw is shown in Figure 7 . Because the SuperCISC technique removes the need for many potentially high-power consumption sequential constructs such as registers and clock trees, SDFG-based hardware implementations are extremely power efficient (Jones et al., submitted) . Additional information on the SuperCISC compilation flow can be found in Hoare et al. (2005) .
RFID systems with IP blocks designed to optimise power
The goal is a tag system with essentially infinite battery shelf life and an active battery life essentially equal to that of the tag. The overall architecture for such a tag is given is Figure 8 . This architecture is referred to as a 'Passive Active Radio frequency identification Tag (PART)'.
Figure 8 Overview of the ultra-low-power active RFID tag
The 'controller' may be a processor-based system or an ASIC depending on the particular application. The operation of this architecture is as follows. When the tag is not being interrogated, battery power to the transceiver and smart buffer will be disconnected and the controller will be in the sleep mode if processor-based or disconnected if ASIC-based. When a group of tags are to be interrogated the passive transceiver burst switch supplies power to the transceiver and smart buffer. If the particular tag is being interrogated, the smart buffer awakens or supplies power to the controller and the controller interprets the interrogation and issues the appropriate reply. The controller then returns to the sleep or off mode and power is disconnected from the smart buffer and transceiver.
Passive transceiver burst switch alternatives
There exists a class of devices for converting Radio Frequency (RF) energy into a Direct Current (DC) potential using a circuit such as shown in Figure 9 . In other areas, the circuit has been used to provide DC power to operate remote autonomous devices that have no on-board power supply. In the case of the PART, a battery controlled by the burst switch is used to power the device. The generic burst switch of Figure 10 has been shown to wake-up the microcontroller as designed for the current alpha prototype of the PART. However, the use of the switch requires considerably more design and analysis to avoid false wake-up states and to ensure functionality under adverse conditions. Some of these conditions are analysed using RF test equipment such as a Real-Time Spectrum Analyser (RTSA) from Tektronix. This equipment is particularly useful in measuring low signal levels such as backscatter from a traditional passive EPCglobal Gen2 tag as shown in Figure 1 .
One of the difficulties with the simple RF wake-up circuit as illustrated in Figures 8  and 9 is that spurious RF energy (noise) could potentially waken the sleeping device. Thus, it may be necessary to interface a low power or passive circuit (essentially a filter) between the RF switch and the higher power consuming receiver as shown in Figure 11 . The low-power circuit (Filter) of Figure 11 could be any low-power device that can be turned on for a short period of time, increment a counter(s) and go back to sleep. In effect, this device acts like a receiver. A watch dog timer may be used to reset the device after extended noisy periods or after long intervals of inactivity. As an example of the operation of this low-power type of device, consider the powering profile of Figure 12 . The code is made up of 4 bursts of 5, 2, 4 and 6 units of time. The device counts (possibly on a dedicated counter) the number of separate bursts; 1-4; and the length of each burst; 5, 2, 4 and 6; is stored in say a register (or any suitable) memory. When the count reaches 4, the registers are checked for the proper code, for example, 5, 2, 4 and 6. If the code is correct, the filter enables the Higher Power Circuit. Otherwise, it resets all of the registers. This same scheme can be used for any n bursts and any length of ON periods as well as any frequency or combination of frequencies or sequences.
An alternative embodiment to the switch is a parallel implementation that will include multiple switches of differing frequencies where logic can be performed with the switches as shown in Figure 13 . All of the logical conditions of AND, OR, etc., are candidates with the implementation being the key problem. One such implementation is two switches in series where the combined voltages at two frequencies are required to turn on the device. This particular embodiment is especially interesting as it is totally passive thus not requiring any of the shelf life of the battery.
Figure 13 Logical combinations of burst switches
These switches may be chosen in one embodiment to operate simultaneously in an AND logic fashion so as to require two or more frequencies to be simultaneously active to turn on the REI. In another embodiment, the frequencies may be required to be active in a sequential fashion as a typical electronic combinational lock.
In all of the logic cases, the power for the indicated logic block is to be provided to the chip that is to be wakened by an onboard power source, for example, battery, fuel cell, etc. This circuitry may be stand alone or incorporated directly into the chip that is to be wakened.
It is important to match the Burst Switch to the Receiver Enable Circuitry (REC) as seen by the output of the charge pump. The ISO 18000, Part 7 Standard for active RFID allows for a 30 KHz wake-up tone to wake-up the tags. In the spirit of this frequency range, the characterisation of the REI Pin was done at 50 and 25 KHz. The actual circuitry inside the chip may be non-linear or some combination of linear and non-linear. However, an approximate identification of the circuit was an inductor in the range of 1-10 mH. Other chips can be expected to have variations of this or in fact act as capacitors.
The important point here is that it is necessary to first characterise the REI Pin as a part of the design procedure. It is believed that the tuning at the input is necessary to essentially provide a resonant tank to the extent possible so as not to deliver any energy to any circuitry on the chip itself, that is, the Burst Switch is to function as a signalling device and any energy harvesting that is likely to take place would decrease the response speed and possibly degrade the bandwidth in some manner.
Active tag implementation
In order to build a complete PART we need to combine the RFID design automation from Section 3 with the burst switch technology described in Section 4. The following sections describe results for prototype implementations of the controller and burst switch. Additionally, we provide details on an additional power savings technique called a smart buffer, which allows the controller to remain asleep after the burst switch has been triggered until a valid packet has been received. The burst switch as shown in Figure 9 was chosen and implemented for the example tag.
Smart buffer
A significant portion of the power consumed during the active state of the RFID tag is a result of the controller power. If the controller/processor can be deactivated until a valid packet destined for the tag is detected, significant power savings can be achieved. The smart buffer creates a standby mode between the sleep mode described in Section 4 and the active mode during which a RFID packet is being processed to produce a response. The time between a wake-up signal and a subsequent query could be several seconds, providing an opportunity for significant energy savings in the system from a standby state.
The conceptual flow in Figure 14 shows the mechanism for the RF transceiver coprocessor, that is, the smart buffer. In the first four states highlighted as green, the smart buffer verifies the message preamble and buffers the incoming packet. The smart buffer then checks to see if the packet was intended for this particular tag. The controller is not used to make the check; it is done in hardware while the controller remains idle or asleep. As a result, only the smart buffer consumes power. If the incoming packet is invalid, the smart buffer will ignore it and go back to the listen state.
Figure 14
The conceptual flow of the smart buffer If the incoming packet is identified as an intended packet for the Tag, by matching the tag ID or group ID from the packet, the smart buffer will wake-up the controller to process the packet. The controller reads data from the smart buffer and responds correspondingly.
After the controller writes response data back to the smart buffer, the smart buffer generates a bit stream of data consisting of a preamble signal and the response data with Manchester coding. It is at this point that the controller returns to the low-power mode. Upon completion of sending the packet response, the smart buffer returns to listening for the next preamble and disables the transmitter. Figure 15 depicts the top-level diagram of the smart buffer. The smart buffer has four I/O pins to the RF front-end circuit. The blocks described in Figure 15 are enumerated as follows:
Preamble removal unit: detects the incoming preamble signal and differentiates between signals intended for tags and readers.
Manchester decoder: converts Manchester code into binary values.
Preamble generator: generates the Manchester code for the tag response.
Packet analysis unit: detects ID flags to determine whether to wake-up the controller.
Interrupt process unit:
generates an interrupt to wake-up the controller.
I/O control command unit: communicates data to and from the controller.
Air interface controller: enables (wakes-up) the receiver and transmitter portions of the air interface.
Figure 15
The top-level block diagram for the smart buffer architecture Each component of the smart buffer is described in greater detail in Jones et al. (2006) .
The smartbuffer was implemented in 0.16 µm technology using Design Compiler, simulated using a post synthesis netlist with ModelSim and profiled for power using PrimePower. The power results are displayed in Table 1 . The design used a 500-kHz system clock, as this clock was the minimum allowed to allow for the needed oversampling of in the input Manchester code arriving at 27.7 kHz. Two designs were examined, a simple design without clock gating circuitry called active in the table and a second design that gated the clock of three of the four major components in the system called gated in the table. In the active case, the smart buffer consumed around 80 µW of power for receiving a good packet or receiving noise. This is dominated by the FIFO-based components that use SRAMs to store the information. By gating the clock the power was reduced to 16 µW when receiving noise and nearly 28 µW when receiving an actual packet.
Controller CPLD implementation
Primitives specified in the ISO and ANSI active RFID standards were combined with a small group of customised primitives, such as asking for the tag's timestamp and synthesised into a Xilinx Coolrunner II reconfigurable device using the compilation flow from Section 3. The Coolrunner II is a low-power Complex Programmable Logic Device (CPLD) an alternative to much higher powered reconfigurable devices such as FPGAs. The results from implementing these primitives are given in Table 2 . Implementing these primitives in the Coolrunner II device requires around 1 mW of power from the controller to compute the packet response. The quiescent power of the device is relatively low (50 µW) which is the upper limit of what a sleep power might be for the Coolrunner II. Because the device is a CPLD and not an static RAM-(SRAM-) based FPGA, it may be possible to reduce the sleep power to below 50 µW without disrupting the device's hardware configuration. 
Additional implementations
If an ultra-low-power solution is required, it may not be possible to implement the primitives in a reconfigurable device. The Coolrunner II-based controller requires 1.29 mW of power. To solve this problem, we present the RFID Nano Tag, a simple device that once activated just responds with its ID value and returns to sleep. In the following sections, we present two prototypes, the first built with an actual printed circuit board implementation including the burst switch, using a PIC microcontroller as the controller. To achieve an ultra-low-power controller, we implemented the controller in 0.16 ASIC technology.
PIC microprocessor-based prototype Nano Tag
A prototyped burst switch is shown in Figure 16 . Note that in the figure, the circuitry at the bottom is simply to aid in certain aspects of the testing and characterisation of the burst switch. In this prototype, an off-the-shelf microcontroller has been programmed to output specific characters to a PC workstation through a wireless interface. In the sleep mode, the processor is drawing minimum current with just enough potential on the circuitry to be able to respond to an incoming signal on the REI serving as a wake-up signal to the microcontroller and powered by an RF burst switch circuit. Thus, the circuitry is in the sleep mode waiting to be awakened by an RF stimulus. The active portion of the prototype contains the microcontroller and an RF transmitter. For testing and characterisation, two monopole antennas are being used. These will be replaced by two antennas that will be traces on the final tag printed circuit board.
Figure 16
Prototype embodiment of the burst switch A Tektronix RTSA from our RFID Center for Excellence was used to verify and analyse the prototype tag. This technique provided a significant time savings over traditional techniques. The wake-up RF-burst and the tag response, a simple tag identification (ID) for burst switch characterisation, was captured and decoded using the RTSA. The bottom half of Figure 17 shows a screen capture from the RTSA showing the time history of the experiment. Time is represented by the y-axis, frequency by the x-axis and magnitude is represented by different colours (colour scale on left). The box in Figure 17 highlights the wake-up burst (right) triggering the tag to send the tag ID back (left). The tag is in active mode only after being wakened by a burst and returns to sleep mode immediately after sending the tag ID. The wake-up burst causes an interrupt through the REI pin waking up the microcontroller. The microcontroller then samples the input to determine if the interrupt resulted from a burst wake-up signal or from spurious RF noise. This is similar to sampling a START bit in RS232 Communications. Other variations of this certainty identification are under development. If the burst wake-up signal is not present (RF noise or unfriendly signal caused the interrupt) the microcontroller will return to sleep mode. However, if the burst wake-up signal is present, the microcontroller will power up the transmitter (air interface) and transmit the tag ID. After transmitting the tag ID the microcontroller causes the transmitter (air interface) to enter sleep mode and then the microcontroller returns to sleep mode.
Again, the RTSA was used to verify the data sent by the tag in response to the wake-up burst, capture tag response (tag ID) and decode the response. The tag response was captured and decoded as shown in Figure 18 . The first character of the tag ID, 'S', can be seen by inverting the decoded bits (RS-232 is the protocol with 8 data bits, 1 start and stop bit and LSB first) and removing the first bit (start bit) results in 0 × 53, the ASCII code for 'S'. 
ASIC-based prototype Nano Tag
The prototype of the burst switch-based tag described in Section 6.1 requires a PIC microcontroller to act as the RFID tag controller. In order to reduce power, we consider a direct ASIC implementation of the controller logic that could be used to replace the PIC. The ASIC version of the controller is displayed in Figure 19 and consists of two main components:
1 the low-power filter circuit described in Section 4.1 and 2 the higher power controller circuit that initiates a response from the tag.
Figure 19 RFID Nano Tag
This controller should not be confused with the controller discussed in Section 5.2. This controller is a simple hand designed hardware block. In Figure 19 , the filter circuit is shown on the left and provides an enable signal to activate the gated clock (shown with an AND gate) allowing the response circuitry on the right to activate.
In the displayed circuit it is assumed that the filter circuitry detects a 30 kHz square wave tone, for compatibility with the wake-up signal from active RFID standards. It is a trivial extension to allow this circuitry to detect a series of pulses of the correct duration as described in Section 4.1. Once the correct filter signal has been received, the enable signal is raised to allow the clock signal to propagate to the response circuitry. The purpose of the gated clock is to prevent the response circuitry from doing unnecessary work (and thus reducing power) when no valid filter signal has been received. This is similar to the smart buffer concept discussed in Section 5.2.
The response circuitry includes a Manchester encoder and a RF controller shown in Figure 19 . The tag identifier is stored in a 96-bit shift register, which allows the value to be shifted through the Manchester encoder and restored into the shift register upon completion of each send. The device is programming in the same way, by shifting in 96 bits of data into the tag to be stored in the shift register.
Some assumptions for the ASIC Nano Tag design include the wake-up tone represented as 30 kHz square wave signal and the output response data is encoded by Manchester encoding with 27.7 kbit/s bit rate. To determine the system clock requires a trade-off of two goals, power reduction and correct signal transmission. The lower the clock speed, the lower the power consumed by the device. However, for correct oversampling and Manchester encoding, the faster the clock speed the more accurate the device. In order to balance the trade-off between the power reduction and generating the output signal accurately, the system clock is running at 500 kHz, which allows approximate 10 × oversampling.
The Nano Tag was implemented in 0.16-µm technology using Synopsys Design Compiler, simulated using a post synthesis netlist with ModelSim, and profiled for power using PrimePower. The circuit contains two portions, the first recognises the 30-kHz wakeup signal and enables the rest of the nano tag only after a 30-kHz signal has been received. As given in Table 3 the 30-kHz tone recognition requires 2.6 µW of power. Even though by adding the Manchester encoder segment to the circuit and increasing the area by approximately 5×, the controller power required to receive a 30-kHz signal and send back the Manchester encoded ID in response is only 2.7 µW. Figure 20 shows a layout of the Nano Tag in 0.16-µm technology. The circuit was placed and routed and layed out using SoC Encounter from Cadence. 
Conclusion
In this paper, we have presented a new class of RFID tags called PART. We employ a design automation flow to create a customised tag controller that can be used with RFID primitives from different standards and/or that can be custom designed for the particular users needs. We have also introduced a burst switch. This burst switch uses the passive RFID technology to utilise energy supplied by the reader to 'wake-up' the active RFID when it is needed. By allowing the device to sleep in this way, the battery power in the tag may be conserved and prevent the need for constant maintenance required by traditional active RFID tags, particularly to replace the battery. We provide several techniques that, used in combination with the burst switch, will prevent the device from being easily activated by RF noise or other RFID devices.
To improve the power consumption further, we describe a transceiver coprocessor called the smart buffer. The smart buffer is a low-power buffer that keeps the main tag controller in sleep mode until a valid RFID packet has been received. Finally, to further reduce power, we describe an application-specific ASIC-based RFID Nano Tag that is ultra-low-power even in the active mode. This ASIC-based RFID Nano Tag has been implemented in 0.16 µm ASIC technology and been taken through the layout stage.
We present two main RFID tag solutions. Using our design automation flow and implementing the controller using a Xilinx Coolrunner II with the smart buffer, during sleep mode the controller can be reduced to 50 µW (or less) power. The smart buffer may be totally disconnected from power. During standby mode, the tag requires approximately 66 µW due to the controller and smart buffer. During active mode, the tag requires 1.3 mW of power to process the packet. If extremely low-power requirements are needed, the RFID Nano Tag can reduce this to <1 µW of power when asleep, to approximately 2.6 µW when in standby and 2.7 µW when processing a packet.
It should be noted that these power numbers do not include the power of the active antenna. During the standby stage, the active receiver would be enabled and during active mode, the active transmitter would be enabled. However, by activating the tag just prior to the reader's enquiry using the RF burst, we expect that a considerable amount of power savings are possible.
Unlike traditional passive tags, which require a RF energy to power the entire tag to determine and generate the backscatter response, our burst switch only requires the activation of a single transistor switch to enable the power supply. It is likely that power required for the burst switch is much lower than a traditional passive tag requires. We plan to explore the impact of this reduced power requirement for increased range and reduced angle sensitivity.
